

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
00USFP465-M.K.

Total Pages in this Submission

**TO THE ASSISTANT COMMISSIONER FOR PATENTS**Box Patent Application  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**SEMICONDUCTOR DEVICE WITH COPPER FUSE SECTION**

and invented by:

**Makoto Sasaki**
 Jc135 U.S. PTO  
 09/532892  
 03/22/00
If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:
☐ Continuation    ☐ Divisional    ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation    ☐ Divisional    ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

-Which is a:

☐ Continuation    ☐ Divisional    ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

**Application Elements**

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 17 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☐ Cross References to Related Applications (if applicable)
  - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
  - d. ☐ Reference to Microfiche Appendix (if applicable)
  - e. ☒ Background of the Invention
  - f. ☒ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings (if drawings filed)
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.  
00USFP465-M.K.

Total Pages in this Submission

**Application Elements (Continued)**

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
- a. ☒ Formal                      Number of Sheets 6 (Figs. 1-7)
- b. ☐ Informal                      Number of Sheets \_\_\_\_\_
4. ☒ Oath or Declaration
- a. ☒ Newly executed *(original or copy)*                      ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
- c. ☒ With Power of Attorney                      ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference *(usable if Box 4b is checked)*  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied  
under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein.
6. ☐ Computer Program in Microfiche *(Appendix)*
7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy *(identical to computer copy)*
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

**Accompanying Application Parts**

8. ☒ Assignment Papers *(cover sheet & document(s))*
9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*
10. ☐ English Translation Document *(if applicable)*
11. ☒ Information Disclosure Statement/PTO-1449                      ☒ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certificate of Mailing
- ☐ First Class                      ☐ Express Mail *(Specify Label No.):* \_\_\_\_\_

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.  
00USFP465-M.K.

Total Pages in this Submission

**Accompanying Application Parts (Continued)**

15. ☒ Certified Copy of Priority Document(s) *(if foreign priority is claimed)*

16. ☐ Additional Enclosures *(please identify below):*


--

**Fee Calculation and Transmittal**

**CLAIMS AS FILED**

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	14	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	2	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$690.00
OTHER FEE (specify purpose) <u>Assignment Recordation</u>					\$40.00
TOTAL FILING FEE					\$730.00

- ☒ A check in the amount of **\$730.00** to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **50-0481** as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of \_\_\_\_\_ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

  
Signature

Dated: **March 22, 2000**

**Sean M. McGinn, Esq.**  
**Registration No. 34,386**

CC:

**Customer No. 21254**

**McGINN & GIBB, P.C.**  
**A PROFESSIONAL LIMITED LIABILITY COMPANY**  
**PATENTS, TRADEMARKS, COPYRIGHTS, AND INTELLECTUAL PROPERTY LAW**  
**1701 CLARENDON BOULEVARD, SUITE 100**  
**ARLINGTON, VIRGINIA 22209**  
**TELEPHONE (703) 294-6699**  
**FACSIMILE (703) 294-6696**

**APPLICATION  
FOR  
UNITED STATES  
LETTERS PATENT**

**APPLICANT:**       **Makoto Sasaki**

**FOR:**               **SEMICONDUCTOR DEVICE WITH  
COPPER FUSE SECTION**

**DOCKET NO.:**      **00USFP465-M.K.**

# SEMICONDUCTOR DEVICE WITH COPPER FUSE SECTION

## Background of the Invention

### 1. Field of the Invention

5           The present invention relates to a semiconductor device, and more particularly to a semiconductor device and a method of converting a copper fuse section into a high resistance section.

### 10   2. Description of the Related Art

          A DRAM having a memory section in which memory cells are arranged in a matrix is known. When a part of the memory cells has a fault, a block of spare memory cells called a redundant  
15 memory cell block is used in place of a row or column of memory cells containing the fault memory cell. At this time, a fuse section provided in a wiring line is melt and cut and a circuit connection is changed for the redundant  
20 memory cell block to be used instead of the row or column of memory cells containing the fault memory cell.

          A selective etching method using resist and a laser melting and cutting method are known as  
25 the technique for the cutting of such a fuse section. The selective etching requires a plurality of processes such as an application

process, an exposure process and a development process, and therefore the process cost becomes high.

When Al used as a wiring line material is cut by a laser beam, the cutting point is locally heated by the laser beam. When the fuse section is formed on the surface of a low dielectric constant film, such local heating degrades the low dielectric constant film. The melting point of Al is 660 °C and is higher than 400 °C which is usual heat endurance temperature of the low dielectric constant film. A fuse processing method is known in Japanese Laid Open Patent Application (JP-A-Showa 60-84835). In this technique, a fuse section made from Al (aluminum) is heated by a laser beam in an oxidation atmosphere. The fuse section is oxidized without being melt down to change Al into alumina. That is, such a local portion of the fuse section is converted into a high resistance portion. Thus, the substantially same effect as the effect of being melt down is attained.

It is evident that Al is converted into alumina having a high resistance, when Al is oxidized. However, the conversion into alumina occurs in only the surface portion of the fuse section. It is difficult in actual to convert the

whole Al fuse section into a high resistance section. If the whole Al fuse section is converted into the high resistance section, a dielectric constant layer adjacent to the fuse  
5 section is damaged so that the property of the dielectric constant layer changes. Such technique is not realistic.

In conjunction with the above description, a semiconductor integrated circuit is disclosed  
10 in Japanese Laid Open Patent Application (JP-A-Showa 59-18658). In this reference, a fuse section is made from molybdenum.

Also, a method of manufacturing a semiconductor device is in Japanese Laid Open  
15 Patent Application (JP-A-Showa 59-108329). In this reference, an energy beam is irradiated to a fuse film of polysilicon in an oxidization atmosphere to oxidize the fuse film. The energy beam has such an energy that the fuse film is not  
20 melt down.

### Summary of the Invention

An object of the present invention is to provide a semiconductor device and a method of  
25 manufacturing the same, in which a copper fuse section is provided.

An object of the present invention is to

provide a semiconductor device and a method of manufacturing the same, in which a fuse section can be converted into a high resistance section without degradation of a dielectric constant film  
5 adjacent to the fuse section.

In order to achieve an aspect of the present invention, a semiconductor device includes a dielectric film, first and second wiring lines, a copper fuse section and an  
10 opening. The first and second wiring lines are provided in the dielectric film, and the copper fuse section is provided in the dielectric film, and is connected to the first and second wiring lines. The opening is formed to the copper fuse  
15 section through the dielectric film. A laser beam is irradiated to the copper fuse section through the opening in an oxygen atmosphere.

It is preferable that the dielectric film has a thermal endurance of 350 °C or above, and  
20 that the dielectric film has a relative dielectric constant equal to or lower than 4.

Also, it is preferable that at least one of the first and second wiring lines is formed of copper.

25 Also, the copper fuse section may be connected to the first wiring line via a first conductive plug and to the second wiring line via



a second conductive plug.

Also, the dielectric film may include a first dielectric film and a second dielectric film on the first dielectric film, the copper  
5 fuse section being formed on the first dielectric film. In this case, the semiconductor device further comprises a third wiring line formed of copper.

In order to achieve another aspect of the  
10 present invention, a method of converting a fuse section into a high resistance section, is attained by providing a copper fuse section in a dielectric film, an opening being formed to the copper fuse section through the dielectric film;  
15 and by irradiating a laser beam to the copper fuse section through the opening such that the copper fuse section is oxidized.

The laser beam may be irradiated to the copper fuse section in an oxygen atmosphere.

20 Also, it is preferable that the laser beam is irradiated to the copper fuse section such that the copper fuse section is not increased to 350 °C or above in temperature.

Also, the laser beam may be chopped. At  
25 this time, the chopped laser beam is irradiated to the copper fuse section.

Also, the laser beam may be irradiated to

the copper fuse section such that a relative dielectric constant of the dielectric film is not substantially changed before and after the oxidization of the copper fuse section.

5           It is preferable that the dielectric film has a thermal endurance of 350 °C or above, and that the dielectric film has a relative dielectric constant equal to or lower than 4.

10                   **Brief Description of the Drawings**

Fig. 1 is a cross sectional view showing a semiconductor device according to a first embodiment of the present invention;

15           Fig. 2 is a plan view the semiconductor device according to a first embodiment of the present invention;

20           Fig. 3 is a cross sectional view of the semiconductor device according to the first embodiment of the present invention along the line III-III of Fig. 2;

Fig. 4 is a cross sectional view of the semiconductor device according to the first embodiment of the present invention along the line I-I of Fig. 2 to show a method of converting  
25 a fuse section into a high resistance section;

Fig. 5 is a cross sectional view of the semiconductor device according to the first

embodiment of the present invention along the line III-III of Fig. 2 to show a method of converting a fuse section into a high resistance section;

5           Fig. 6 is a graph showing experiment data; and

          Fig. 7 is a graph showing another experiment data.

10           **Description of the Preferred Embodiments**

          Hereinafter, a semiconductor device such as a DRAM of the present invention will be described below in detail with reference to the attached drawings.

15           Fig. 1 is a cross sectional view showing a semiconductor device according to the first embodiment of the present invention. Fig. 2 is a plan view showing the semiconductor device.

          As shown in Fig. 1, a low dielectric constant film 3 is formed on a silicon substrate 1 in the DRAM. The low dielectric constant film 3 is composed of film sections 3-1, 3-2 and 3-3 which are laminated in order. A wiring line structure 2 is formed in the low dielectric constant insulating film 3. The wiring line structure 2 is composed of wiring lines 4, 5, 12 and 13 and a fuse section 11. The wiring lines 4

and 5 are formed on the film section 3-2 of the low dielectric film 3. The fuse section 11 is formed on the film section 3-1 of the low dielectric film 3. As shown in Figs. 1 and 2, the low dielectric constant film 3 is covered by a passivation film 7 in the area between the wiring lines 4 and 5. A laser opening 8 is formed to the fuse section 11 through the passivation film 7 and the low dielectric constant insulating film 3 in the area between the wiring lines 4 and 5.

Referring to Fig. 2, another wiring line 14 is provided in the low dielectric constant insulating film 3 in the parallel to the fuse section 11 in the same height as the fuse section 11 from the substrate 1. The wiring line 14 is formed on the film section 3-1 of the low dielectric film 3. The wiring line 14 is formed at the same time as the fuse section is formed. Any fuse section is not provided for the wiring line 14 in the region shown in Figs. 1 and 2.

Figs. 3, 4 and 5 show cross sectional structures of the semiconductor device according to the embodiment of the present invention.

As shown in Fig. 3, a laser beam with the wavelength of about 5000 angstroms is collected to have the diameter of about 0.5 micrometers, and is irradiated to the fuse section 11 through

the laser opening 8. The laser beam is chopped such that the fuse section 11 is not over-heated. Such irradiation of the laser beam is carried out in an oxygen atmosphere in which the fuse section 5 11 is exposed. The fuse section 11 is formed out of copper (Cu). The copper fuse section 11 is heated and oxidized with the irradiated laser beam 15. The oxidation of copper is different from the oxidation of Al, in which only the 10 surface is converted into alumina so that the oxidation does not proceed to the inner deep portion. The copper oxide 16 changes to a porous material as shown in Figs. 4 and 5 in response to the irradiation of the laser beam in the oxygen 15 atmosphere. At this time, because the copper oxide 16 is exposed in the oxygen atmosphere, the oxidation proceeds promptly to the inner deep portion.

Fig. 6 shows a data when the laser beam 20 with a pulse duration is irradiated to the copper layer in the oxygen atmosphere of 1 atm. The horizontal axis indicates a temperature and the vertical axis indicates the film thickness of the copper oxide. The film thickness of the copper 25 oxide increases with the temperature increase when the temperature exceeds 150 °C. The film thickness of the copper oxide increases rapidly

when the temperature exceeds  $200^{\circ}\text{C}$ . Fig. 7 shows the change of the resistance value at that time. When the temperature exceeds  $200^{\circ}\text{C}$ , the resistance value increases remarkably. In this way, copper is different from Al in that copper is oxidized promptly to the inner deep portion at the low temperature and the resistance value increases rapidly. As shown in Figs. 4 and 5, the copper oxide 16 is not melt down and kept within  $350^{\circ}\text{C}$ . Thus, the low dielectric constant insulating film 3 is not directly irradiated with the laser beam. Also, the low dielectric constant insulating film 3 is not heated through the fuse section to exceed its heat endurance temperature. As a result, the degradation of the low dielectric constant insulating film 3 is prevented.

The following table 1 shows the relative dielectric constant and heat endurance of the low dielectric constant insulating film.

The melting point of copper is  $1083^{\circ}\text{C}$ , and if the copper fuse section 11 is locally melt down, the low dielectric constant insulating film in the table loses its properties. According to the method of the present invention, the properties of the low dielectric constant insulating film 3 can be maintained through

oxidization of the copper fuse section at the temperature of 350 °C or below. Moreover, copper may be used for the wiring lines 4, 5 and 14 other than the fuse section 11. In this case, the fuse section 11 and the wiring line 14 can be formed at the same time. Also, the wiring line resistance can be decreased.

Table 1

10

low permittivity insulating film	relative dielectric constant	heat endurance
SiO <sub>2</sub>	4	700 °C or above
SiOF	3.5 to 3.8	700 °C or above
α-C:F	2.3 to 2.5	400 °C
parylene	2.3- to 2.7	350 °C
HSQ	2.8 to 3.5	400 °C
organic SOG	3.0 to 3.5	650 °C

SiOF: fluorine containing silicon oxide

α-C:F: Fluorine containing amorphous carbon

parylene: Polypara-xylylene

HSQ: Hydrogen silsesquioxane

15

According to the semiconductor device of the present invention, the copper fuse section is converted into a high resistance section at relative low temperature. Therefore, the adjacent low dielectric constant insulating film is not degraded so that capacitance between the wiring lines does not increase. Also, if copper is used

for a wiring line, the wiring line and the fuse  
section can be formed at the same time and the  
wiring line resistance can be decreased, so that  
the semiconductor device can be provided to have  
5 a large capacity and a high speed operation.



**What is claimed is:**

1. A semiconductor memory device comprising:  
a dielectric film;  
first and second wiring lines provided in said dielectric film;  
5 a copper fuse section provided in said dielectric film, and connected to said first and second wiring lines; and  
an opening formed to said copper fuse section through said dielectric film, wherein a laser beam is  
10 irradiated to said copper fuse section through said opening in an oxygen atmosphere.
2. A semiconductor memory device according to claim 1, wherein said dielectric film has a thermal endurance of 350 °C or above.
3. A semiconductor memory device according to claim 1, wherein said dielectric film has a relative dielectric constant equal to or lower than 4.
4. A semiconductor memory device according to claim 1, wherein at least one of said first and second wiring lines is formed of copper.
5. A semiconductor memory device according to claim 2, wherein at least one of said first and second

wiring lines is formed of copper.

6. A semiconductor memory device according to claim 1, wherein said copper fuse section is connected to said first wiring line via a first conductive plug and to said second wiring line via a second conductive  
5 plug.

7. A semiconductor memory device according to claim 1, wherein said dielectric film includes a first dielectric film and a second dielectric film on the first dielectric film, said copper fuse section being  
5 formed on said first dielectric film, and

said semiconductor memory device further comprises a third wiring line formed of copper on said first dielectric film.

8. A method of converting a fuse section into a high resistance section, comprising:

providing a copper fuse section in a dielectric film, an opening is formed to said copper fuse section  
5 through said dielectric film; and

irradiating a laser beam to said copper fuse section through said opening such that said copper fuse section is oxidized.

9. A method according to claim 8, wherein said

irradiating includes:

irradiating said laser beam to said copper fuse section in an oxygen atmosphere.

10. A method according to claim 8, wherein said irradiating includes:

irradiating said laser beam to said copper fuse section such that said copper fuse section is not  
5 increased to 350 °C or above in temperature.

11. A method according to claim 8, wherein said irradiating includes:

chopping said laser beam; and  
irradiating said chopped laser beam to said  
5 copper fuse section.

12. A method according to claim 8, wherein said irradiating includes:

irradiating said laser beam to said copper fuse section such that a relative dielectric constant of  
5 said dielectric film is not substantially changed before and after the oxidization of said copper fuse section.


13. A method according to claim 8, wherein said dielectric film has a thermal endurance of 350 °C or above.

14. A method according to claim 12, wherein said dielectric film has said relative dielectric constant equal to or lower than 4.


### **Abstract of the Disclosure**

A semiconductor memory device includes a dielectric film, first and second wiring lines, a copper fuse section and an opening. The first and  
5 second wiring lines are provided in the dielectric film. The copper fuse section is provided in the dielectric film, and is connected to the first and second wiring lines. The opening is formed to the copper fuse section through the dielectric film. A  
10 laser beam is irradiated to the copper fuse section through the opening in an oxygen atmosphere.

F i g . 1



F i g . 2



1






Fig. 4







Fig. 5



F i g . 6



F i g . 7



Application for United States Patent

## DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SEMICONDUCTOR DEVICE WITH COPPER FUSE SECTION

the specification of which:

(check one) ☒ is attached hereto

☐ was filed on \_\_\_\_\_, as  
Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56\*

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			priority claimed	
<u>120408/1999</u>	<u>Japan</u>	<u>27/04/1999</u>	<u>X</u>	
(Number)	(Country)	(Day/Month/Year Filed)	yes	no
<u>                    </u>	<u>                    </u>	<u>                    </u>	<u>                    </u>	<u>                    </u>
(Number)	(Country)	(Day/Month/Year Filed)	yes	no
<u>                    </u>	<u>                    </u>	<u>                    </u>	<u>                    </u>	<u>                    </u>
(Number)	(Country)	(Day/Month/Year Filed)	yes	no

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)

(Filing Date)


(Status: patented, pending, abandoned)

**Power of Attorney:** As a named inventor, I hereby appoint Sean M. McGinn, Reg. 34,386, and Frederick W. Gibb, III, Reg. No. 37,629 as attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. All correspondence should be directed to McGinn & Gibb, P.C., 1701 Clarendon Boulevard, Suite 100, Arlington, Virginia 22209. Telephone calls should be directed to McGinn & Gibb, P.C. at (703) 294-6699.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful

false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole  
or First Inventor MAKOTO SASAKI

Inventor's Signature Makoto Sasaki  Date March 14, 2000

Residence Tokyo, Japan

Citizenship Japanese

Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Full Name of Second  
Joint Inventor, If Any \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full Name of Third  
Joint Inventor, If Any \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full Name of Fourth  
Joint Inventor, If Any \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

(An additional sheet(s) is/are attached hereto if the present invention includes more than four inventors.)

\*Title 37, Code of Federal Regulations, § 1.56:

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith toward the Patent and Trademark Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability; or (2) it refutes, or is inconsistent with, a position the applicant takes in: (i) opposing an argument of unpatentability relied on by the Office, or (ii) asserting an argument of patentability.